Design for AT-Speed Test, Diagnosis and Measurement [electronic resource] /

Design for AT-Speed Test, Diagnosis and Measurement is the first book to offer practical and proven design-for-testability (DFT) solutions to chip and system design engineers, test engineers and product managers at the silicon level as well as at the board and systems levels. Designers will see how the implementation of embedded test enables simplification of silicon debug and system bring-up. Test engineers will determine how embedded test provides a superior level of at-speed test, diagnosis and measurement without exceeding the capabilities of their equipment. Product managers will learn how the time, resources and costs associated with test development, manufacture cost and lifecycle maintenance of their products can be significantly reduced by designing embedded test in the product. A complete design flow and analysis of the impact of embedded test on a design makes this book a `must read' before any DFT is attempted.

Saved in:
Bibliographic Details
Main Authors: Nadeau-Dostie, Benoit. editor., SpringerLink (Online service)
Format: Texto biblioteca
Language:eng
Published: Boston, MA : Springer US, 2000
Subjects:Engineering., Electrical engineering., Electronic circuits., Circuits and Systems., Electrical Engineering.,
Online Access:http://dx.doi.org/10.1007/b117472
Tags: Add Tag
No Tags, Be the first to tag this record!