FM8501: A Verified Microprocessor [electronic resource] /
The FM 8501 microprocessor was invented as a generic microprocessor somewhat similar to a PDP-11. The principal idea of the FM 8501 effort was to see if it was possible to express the user-level specification and the design implementation using a formal logic, the Boyer-Moore logic; this approach permitted a complete mechanically checked proof that the FM 8501 implementation fully implemented its specification. The implementation model for the FM 8501 was inadequate for industrial hardware design but the effort was an important step in the evolution to the design verification methodology now employed by the author. The original version of this monograph was submitted as a dissertation at the University of Texas at Austin under the advisorship of R. Boyer and J. Moore.
Main Authors: | , |
---|---|
Format: | Texto biblioteca |
Language: | eng |
Published: |
Berlin, Heidelberg : Springer Berlin Heidelberg,
1994
|
Subjects: | Computer science., Arithmetic and logic units, Computer., Logic design., Architecture, Computer., Mathematical logic., Artificial intelligence., Computer engineering., Computer Science., Artificial Intelligence (incl. Robotics)., Computer System Implementation., Computer Engineering., Logic Design., Mathematical Logic and Formal Languages., Arithmetic and Logic Structures., |
Online Access: | http://dx.doi.org/10.1007/3-540-57960-5 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | The FM 8501 microprocessor was invented as a generic microprocessor somewhat similar to a PDP-11. The principal idea of the FM 8501 effort was to see if it was possible to express the user-level specification and the design implementation using a formal logic, the Boyer-Moore logic; this approach permitted a complete mechanically checked proof that the FM 8501 implementation fully implemented its specification. The implementation model for the FM 8501 was inadequate for industrial hardware design but the effort was an important step in the evolution to the design verification methodology now employed by the author. The original version of this monograph was submitted as a dissertation at the University of Texas at Austin under the advisorship of R. Boyer and J. Moore. |
---|