A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] /
Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents three case studies requiring various degrees of optimization for parallel execution.
Main Authors: | , , |
---|---|
Format: | Texto biblioteca |
Language: | eng |
Published: |
Boston, MA : Springer US : Imprint: Springer,
2003
|
Subjects: | Computer science., Microprocessors., Computers., Matrix theory., Algebra., Algorithms., Computer Science., Theory of Computation., Processor Architectures., Linear and Multilinear Algebras, Matrix Theory., Signal, Image and Speech Processing., |
Online Access: | http://dx.doi.org/10.1007/978-1-4419-8650-4 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
KOHA-OAI-TEST:173433 |
---|---|
record_format |
koha |
institution |
COLPOS |
collection |
Koha |
country |
México |
countrycode |
MX |
component |
Bibliográfico |
access |
En linea En linea |
databasecode |
cat-colpos |
tag |
biblioteca |
region |
America del Norte |
libraryname |
Departamento de documentación y biblioteca de COLPOS |
language |
eng |
topic |
Computer science. Microprocessors. Computers. Matrix theory. Algebra. Algorithms. Computer Science. Theory of Computation. Processor Architectures. Linear and Multilinear Algebras, Matrix Theory. Algorithms. Signal, Image and Speech Processing. Computer science. Microprocessors. Computers. Matrix theory. Algebra. Algorithms. Computer Science. Theory of Computation. Processor Architectures. Linear and Multilinear Algebras, Matrix Theory. Algorithms. Signal, Image and Speech Processing. |
spellingShingle |
Computer science. Microprocessors. Computers. Matrix theory. Algebra. Algorithms. Computer Science. Theory of Computation. Processor Architectures. Linear and Multilinear Algebras, Matrix Theory. Algorithms. Signal, Image and Speech Processing. Computer science. Microprocessors. Computers. Matrix theory. Algebra. Algorithms. Computer Science. Theory of Computation. Processor Architectures. Linear and Multilinear Algebras, Matrix Theory. Algorithms. Signal, Image and Speech Processing. Dunn, Ian N. author. Meyer, Gerard G. L. author. SpringerLink (Online service) A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / |
description |
Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents three case studies requiring various degrees of optimization for parallel execution. |
format |
Texto |
topic_facet |
Computer science. Microprocessors. Computers. Matrix theory. Algebra. Algorithms. Computer Science. Theory of Computation. Processor Architectures. Linear and Multilinear Algebras, Matrix Theory. Algorithms. Signal, Image and Speech Processing. |
author |
Dunn, Ian N. author. Meyer, Gerard G. L. author. SpringerLink (Online service) |
author_facet |
Dunn, Ian N. author. Meyer, Gerard G. L. author. SpringerLink (Online service) |
author_sort |
Dunn, Ian N. author. |
title |
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / |
title_short |
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / |
title_full |
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / |
title_fullStr |
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / |
title_full_unstemmed |
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / |
title_sort |
parallel algorithm synthesis procedure for high-performance computer architectures [electronic resource] / |
publisher |
Boston, MA : Springer US : Imprint: Springer, |
publishDate |
2003 |
url |
http://dx.doi.org/10.1007/978-1-4419-8650-4 |
work_keys_str_mv |
AT dunniannauthor aparallelalgorithmsynthesisprocedureforhighperformancecomputerarchitectureselectronicresource AT meyergerardglauthor aparallelalgorithmsynthesisprocedureforhighperformancecomputerarchitectureselectronicresource AT springerlinkonlineservice aparallelalgorithmsynthesisprocedureforhighperformancecomputerarchitectureselectronicresource AT dunniannauthor parallelalgorithmsynthesisprocedureforhighperformancecomputerarchitectureselectronicresource AT meyergerardglauthor parallelalgorithmsynthesisprocedureforhighperformancecomputerarchitectureselectronicresource AT springerlinkonlineservice parallelalgorithmsynthesisprocedureforhighperformancecomputerarchitectureselectronicresource |
_version_ |
1756263725134774272 |
spelling |
KOHA-OAI-TEST:1734332018-07-30T22:51:09ZA Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [electronic resource] / Dunn, Ian N. author. Meyer, Gerard G. L. author. SpringerLink (Online service) textBoston, MA : Springer US : Imprint: Springer,2003.engDespite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents three case studies requiring various degrees of optimization for parallel execution.1. Introduction -- Notation and Conventions -- Organization -- 2. Parallel Computing -- 1 Architectures -- 2 Programming Models -- 3 Performance Metrics -- 3. Parallel Algorithm Synthesis Procedure -- 1 Architectural Model for Algorithm Synthesis -- 2 Synthesis Procedure -- 3 Related Work -- 4. Review of Matrix Factorization -- 1 Givens-based Solution Procedures -- 2 Householder-based Solution Procedures -- 5. Case Study 1: Parallel Fast Givens QR -- 1 Parallel Fast Givens Algorithm -- 2 Communication Procedures -- 3 Related Work -- 4 Experimental Results -- 6. Case Study 2: Parallel Compact WY QR -- 1 Parallel Compact WY Algorithm -- 2 Related Work -- 3 Experimental Results -- 7. Case Study 3: Parallel Bidiagonalization -- 1 Parallel Matrix Bidiagonalization Algorithm -- 2 Related Work -- 3 Experimental Results -- 8. Conclusion -- References.Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents three case studies requiring various degrees of optimization for parallel execution.Computer science.Microprocessors.Computers.Matrix theory.Algebra.Algorithms.Computer Science.Theory of Computation.Processor Architectures.Linear and Multilinear Algebras, Matrix Theory.Algorithms.Signal, Image and Speech Processing.Springer eBookshttp://dx.doi.org/10.1007/978-1-4419-8650-4URN:ISBN:9781441986504 |