A 6-bit 2GS/s CMOS Time-Interleaved ADC for Analysis of Mixed-Signal Calibration Techniques
A 6-bit 2-GS/s time interleaved (TI) successive approximation register (SAR) analog-to-digital converter (ADC) is designed and fabricated in a 0.13 μm CMOS process. The architecture uses 8 time-interleaved track-and-hold amplifiers (THA), and 16 SARADC’s. Thechipincludes (i) a programmable delay cell array to adjust the interleaved sampling phase, and (ii) a 12 Gbps low voltage differential signaling (LVDS) interface. These blocks make the fabricated ADC an excellent platform to evaluate mixed-signal calibration techniques, which are of great interest for application in high-speed optical systems. Measurements of the fabricated ADC show 33.9 dB of peak signal-to-noise-and-distortion ratio (SNDR) and 192 mW of power consumption at 1.2 V
Saved in:
Main Authors: | Reyes, Benjamín, Tealdi, Lucas, Paulina, German, Labat, Emanuel, Sánchez, Raúl, Mandolesi, Pablo, Hueda, Mario |
---|---|
Format: | conferenceObject biblioteca |
Language: | eng |
Published: |
2014
|
Subjects: | TI, ADC, SAR, CMOS, |
Online Access: | http://hdl.handle.net/11086/22937 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Circuitos integrados MOS y CMOS : principios y aplicaciones /
by: Lilen, Henry 15475
Published: (1980) -
Diseño de circuitos digitales TTL y CMOS /
by: Erustes López, Luis
Published: (1989) -
Circuitos integrados C MOS /
by: Bernstein, Henri, 1876-1953 7462
Published: (1979) -
Interfaz visual para un Autocolimador Nikon 6D mediante procesamiento de imágenes con precisión sub-píxel : un caso de estudio
by: Schürrer, Clemar Aldino, et al.
Published: (2014) -
Estudio y análisis de la obtención de energía solar y su uso eficiente en la orientación de un nanosatélite de tipo CubeSat de tres unidades (3U).
by: González Llorente, Jesús David
Published: (2020-10-22T23:22:20Z)