The Complexity of Simple Computer Architectures [electronic resource] /

This book presents a formal model for evaluating the cost effectiveness of computer architectures. The model can cope with a wide range of architectures, from CPU design to parallel supercomputers. To illustrate the formal procedure of trade-off analyses, several non-pipelined design alternatives for the well-known RISC architecture called DLX are analyzed quantitatively. It is formally proved that the interrupt mechanism proposed for the DLX architecture handles nested interrupts correctly. In an appendix all programs to compute the cost and cycle time of the designs described are listed in C code. Running these simple C programs on a PC is sufficient to verify the results presented. The book addresses design professionals and students in computer architecture.

Bibliographic Details

Main Authors:	Müller, Silvia M. editor., Paul, Wolfgang J. editor., SpringerLink (Online service)
Format:	Texto biblioteca
Language:	eng
Published:	Berlin, Heidelberg : Springer Berlin Heidelberg, 1995
Subjects:	Computer science., Microprogramming., Arithmetic and logic units, Computer., Logic design., Microprocessors., Computer system failures., Electronics., Microelectronics., Computer Science., Control Structures and Microprogramming., Processor Architectures., System Performance and Evaluation., Arithmetic and Logic Structures., Electronics and Microelectronics, Instrumentation., Logic Design.,
Online Access:	http://dx.doi.org/10.1007/3-540-60580-0
Tags:	Add Tag No Tags, Be the first to tag this record!